1   TITLE OF THE INVENTION

2   ATM Test Equipment Operable as Source and Responder for

3   Conducting Multiple Tests

4   BACKGROUND OF THE INVENTION

5   Field of the Invention

6   The present invention relates generally to testing of a communications

7   network, and more specifically to equipment and method for testing ATM

8   (asynchronous transfer mode) switches and networks.

9   Description of the Related Art

10   In the asynchronous transfer mode, digital signals are segmented into

11   blocks called "cells" of fixed length and each cell is transmitted with a header

12   containing source and destination addresses and cell type information and so

13   forth. ATM transmission systems are tested in a number of aspects including

14   the inter-node connectivity between nodes (or ATM switches), the intra-node

15   connectivity, the transmission quality, the one-way transit (propagation

16   delay) times and round-trip transit time between nodes in order to assess the

17   cell delay variation of the ATM transmission system. The frame timing

18   difference between nodes is another measurement item to be tested.

19   It is the usual practice for ATM maintenance routines to provide out-

20   of-service measurement by isolating lines and equipment from working

21   facilities before they are subjected to measurement. For in-service

22   measurement, the ITU-T Recommendation I.610 states that information flows

23   F4 and F5 be used respectively at the virtual path and virtual channel planes

24   across ATM nodes. However, complex circuitry would be required for

25   implementing a test on ATM networks at the level of virtual channel with the

1   F5 flow information. Hence, the VC level testing is not currently supported.

2   Therefore, in-service connectivity test is currently performed on an

3   end-to-end basis and in-service propagation delay time measurements are ·

4   currently conducted by network nodes.

5   <u>SUMMARY OF THE INVENTION</u>

6   It is therefore an object of the present invention to provide an ATM test

7   equipment that supports in-service measurement of ATM switches and

8   networks at the level of virtual channels using the information flow F5.

9   According to one aspect of the present invention, there is provided an

10   ATM test equipment comprising transponder circuitry for formulating an

11   ATM test cell, according to a selected one of predetermined test modes, with

12   a header identifying a test point and a response point and a test mode value

13   identifying the selected test mode, transmitting the test cell to an ATM

14   switching system (switch or network), and receiving a response cell

15   containing the test mode value from the ATM switching system, and

16   measurement circuitry for analyzing data contained in the received response

17   cell according to the test mode value of the response cell.

18   According to another aspect, the present invention provides an ATM

19   testing system for testing an ATM network between a source node and a

20   responder node, wherein the source node comprises transponder circuitry for

21   formulating a test cell, according to a selected one of predetermined test

22   modes, with a header identifying the source node and the responder node

23   and a test mode value identifying the selected test mode, transmitting the test

24   cell to the ATM network, and receiving a response cell containing the test

25   mode value from the network, and measurement circuitry for analyzing data

1 contained in the received response cell according to the test mode value

2 contained therein. The responder node receives the test cell and formulates a

3 response cell, according to the test mode value of the received test cell, with a

4 header identifying the responder node and the source node and the test mode

5 value of the received test cell, and transmits the formulated response cell to

6 the network.

7 The responder node may be configured to formulate a response cell

8 with a copy of data contained in the received test cell, and transmit the

9 response cell to the network without delay. The source node may includes

10 timing circuitry for producing a first time record indicating the transmit time

11 of the test cell and a second time record indicating the receive time of the

12 response cell. The measurement circuitry is configured to use the first and

13 second time records to determine a round-trip propagation delay time. The

14 responder node may include time stamp circuitry for producing a first time

15 stamp indicating the receive time of the test cell and a second time stamp

16 indicating the transmit time of the response cell. The first and second time

17 stamps are inserted in the response cell and transmitted. The measurement

18 circuitry is configured to use the first and second time records of the time-

19 stamp circuitry and the first and second time stamps of the received response

20 cell to determine a propagation delay time of a first channel in the direction

21 from the source node to the responder node, and a propagation delay time of

22 a second channel in the direction from the responder node to the source node.

23 According to a further aspect, the present invention provides a method

24 of testing an ATM network, comprising the steps of (a) at a source node,

25 formulating, according to a selected one of predetermined test modes, a test

1   cell with a cell header identifying the source node and a responder node and

2   a test mode value identifying the selected test mode, and transmitting the cell

3   to the ATM network, (b) receiving, at the responder node, the test cell and

4   formulating, according to the test mode value of the received test cell, a

5   response cell containing a cell header identifying the source node and the

6   responder node and the test mode value of the received test cell, and

7   transmitting the response cell to the network, (c) receiving, at the source

8   node, the response cell from the network, and (d) analyzing, at the source

9   node, data contained in the received response cell according to the test mode

10   value of the received response cell.

11   According to a further aspect of the present invention, there is

12   provided a method of testing an ATM switch between a source point and a

13   response point, the source and response points being connected to the ATM

14   switch, comprising the steps of (a) at the source point, formulating, according

15   to a selected one of predetermined test modes, a test cell containing a header

16   identifying the source and response points and a test mode value identifying

17   the selected test mode, and transmitting the cell to the ATM switch, (b) at the

18   response point, receiving the test cell and formulating a response cell with a

19   header identifying the source and response points and the test mode value of

20   the received test cell, and transmitting the response cell to the ATM switch,

21   (c) at the source point, receiving the response cell from the ATM switch, and

22   (d) at the source point, analyzing data contained in the received response cell

23   according to the test mode value of the received response cell.

24   <u>BRIEF DESCRIPTION OF THE DRAWIGNS</u>

25   The present invention will be described in detail further with reference

1 to the following drawings, in which:

2 Fig. 1 is a block diagram of a communications network for illustrating

3 ATM test equipment of the present invention;

4 Figs. 2A, 2B and 2C are schematic diagrams of the loopback, two-way

5 and handshaking modes of operation of the present invention;

6 Fig. 3A shows the data structure of ATM test and response cells used

7 in the present invention, with Figs. 3B and 3C illustrating the data structures

8 of source and responder nodes operating in loopback and two-way modes,

9 respectively, and Figs. 3D and 3E the respective data structures of source and

10 responder nodes both operating in the handshaking mode;

11 Fig. 4 is a block diagram of each ATM test equipment of the present

12 invention;

13 Figs. 5A and 5B are block diagrams of the test equipment of the

14 present invention operating as source and responder nodes, respectively, in

15 the loopback mode;

16 Figs. 6A and 6B are block diagrams of the test equipment of the

17 present invention operating as source and responder nodes, respectively, in

18 the two-way mode;

19 Figs. 7A and 7B are block diagrams of the test equipment of the

20 present invention operating as source and responder nodes, respectively, in

21 the handshaking mode;

22 Figs. 8A, 8B and 8C are timing diagrams illustrating the timing

23 relations of test and response cells when the test equipment are operating in

24 the loopback, two-way and handshaking modes, respectively;

25 Fig. 9 is a timing diagram illustrating a modified form of the present

1   invention in which the loopback and handshaking modes are combined; and

2   Fig. 10 is a block diagram of an ATM switching system in which the

3   test equipment of the present invention is used for testing connections

4   established in an ATM switch.

5   DETAILED DESCRIPTION

6   Referring to Fig. 1, there is shown a communications network

7   incorporating a plurality of test equipment of the present invention.

8   The communications network is comprised of a plurality of ATM

9   nodes 10a, 10b and 10c, respectively including ATM switches 11a, 11b and

10   11c and test equipment 12a, 12b and 12c. ATM nodes 11a, 11b and 11c are

11   interconnected by an ATM distribution network 15. ATM switches 11a, 11b

12   and 11c and the ATM distribution network 15 provide switching and transfer

13   of ATM cells in the well known manner. When initiating a transmission test,

14   each test equipment 12 operates as a source node or as a responder node.

15   When operating as a source node, the test equipment 12 responds to input

16   test command data for launching a series of "test cells" into the distribution

17   network 15 via the associated ATM switch 11 and waits for a series of

18   "response cells" from the responder node. The test command data specifies

19   one of three test modes, which are loopback mode, two-way mode and

20   handshaking mode. When operating as a responder node, it responds to test

21   cells received from the distribution network 15 via the associated ATM

22   switch 11 according to the test mode specified by the test cells and sends a

23   series of response cells back to the source node.

24   As shown in Fig. 2A, when a source node transmits test cells during a

25   loopback mode (mode 1), each response cell the corresponding responder

1 node sends back to the source node is a copy of the received test cell. The

2 round-trip transit time between the nodes and loopback transmission quality

3 (cell loss rate and bit error rate) can be determined.

4   When the source and responder nodes operate in a two-way mode

5 (mode 2), the responder node formulates its own test cell for transmission to

6 the source node as soon as it receives a test cell from the source node and

7 transmits the response cell at the start timing of a specified frame, so that

8 source and responder nodes transmit their cells at independent frame timing

9 as shown in Fig. 2B. In this two-way mode, transmission quality can be

10 determined in respective directions of transmission.

11   During a handshaking mode (mode 3), test cells and response cells are

12 exchanged in a manner similar to that shown in Fig. 2C. However, the test

13 cells contain dummy data in its data field and the response cells contain

14 receive and transmit time stamps. The responder node transmits response

15 cells as soon as they are formulated. Go-path and return-path transit times

16 and frame timing difference between the nodes and cell loss rates can be

17 determined.

18   Fig. 3A shows the data structure of the test and response cells of the

19 present invention. Each of the test and response cells is composed of a 5-byte

20 ATM cell header and a 48-byte payload which is divided into a sequence

21 number field, a test mode field and a data field. The cell header indicates the

22 type of cell (test or response cell) and contains source and destination

23 addresses. The sequence number field of a cell is used to contain a sequence

24 number (SN) to allow recipient to count and determine a cell loss rate from

25 the ratio of the number of lost cells to the total number of cells transmitted.

1   The test mode field of a cell is used to indicate in which test mode the source

2   and responder nodes must conduct measurements. In the specification, the

3   loopback, two-way and handshaking modes are identified by test mode

4   values 1, 2 and 3, respectively.

5   As shown in Figs. 3B and 3C, when the test mode is loopback or two-

6   way mode, the mode value 1 or 2 is inserted in the test mode field and their

7   data field contains a pseudonoise bit pattern. This bit pattern is used by

8   recipient to evaluate a bit error rate.

9   When the test mode value is 3, the data field of a test cell contains

10   dummy data (Fig. 3D) and the data field of a response cell contains time-

11   stamps indicating the arrival time of a test cell at the responder node and the

12   transmit time of a response cell from the responder node (Fig. 3E).

13   ATM test equipment 12a, 12b and 12c are of identical construction. As

14   shown in detail in Fig. 4, each test equipment is comprised of a controller 100

15   for providing overall control of the test equipment according to input

16   command data supplied from an external source, not shown.

17   A 53-byte transmit cell memory, or shift register 101 is provided,

18   which is divided into a plurality of fields for formulating a test cell with the

19   header and payload information. Header information is supplied on a bus

20   102 from the controller 100 and a sequence number from a sequence counter

21   103 that is directed by the controller to increment its count value by one when

22   a cell is forwarded to the ATM distribution network, and a test mode value is

23   supplied on a bus 104. The sequence number, mode value and data fields of

24   all cells are determined by the controller 100 except for a response cell that is

25   transmitted back to the source node during test mode 1 (loopback mode).

1   When the equipment is operating as a source node in test mode 1 or 2

2   or as a responder node in test mode 2, the controller 100 enables a PN

3   generator 105 to supply a pseudonoise bit pattern to the data field of the shift

4   register 101.

5   When the test equipment is operating as a responder node in test

6   mode 3, the controller 100 enables a time-stamp generator 106 to fill the data

7   field of the shift register 101 with time-stamp data using a time-of-day signal

8   from a time-keeping unit 110. Time-keeping unit 110 is constantly calibrated

9   to a standard time signal supplied from a common precision time signal

10   source such as GPS (global position system) or local standard time.

11   Alternatively, all nodes of the network may constantly exchange time-of-day

12   data to calibrate their time-keeping unit to a single time source.

13   Once the transmit shift register 101 is loaded according to a given test

14   mode, the controller 100 enables a gate 107 to respond to a frame timing

15   signal from a known frame synchronizer 114 for supplying shift clock pulses

16   to the shift register 101 to cause the loaded information to be forwarded to

17   the associated ATM switch 11, so that the transmitted cell is properly

18   embedded in a frame of a specified format. This frame timing signal

19   indicates the timing at which a given node is allowed to transmit a cell in a

20   frame. Hence two frame timing signals define the interval between two ATM

21   cells successively transmitted from the given node. This frame timing signal

22   is used by a responder node during test mode 1 in which it returns a response

23   cell immediately following the receipt of a test cell for the determination of a

24   round-trip propagation delay time. In this case, the controller 100 enables a

25   gate 108 to supply shift clock pulses to the shift register 101 as soon as the

1   latter is loaded.

2   A 53-byte receive cell memory, or shift register 121 is provided, which

3   is also divided into a plurality of fields corresponding to the cell format of the

4   present invention. Shift register 12 receives a test cell from the network via

5   the associated ATM switch 11 to read the header information and the mode

6   value into the controller 100. The sequence number of the cell is delivered to

7   a cell loss rate (CLR) detector 122 and the content of the data field is supplied

8   to a bit error rate (BER) detector 123. The outputs of the CLR and BER

9   detectors 122 and 123 are fed to a data processor 124 in which measurement

10   data are statistically processed to enhance the level of measurement precision.

11   In response to receipt of a test cell, the controller 100 examines its cell

12   header and knows that the test equipment must operate as a responder node

13   and examines its test mode field. If the test mode value "1" is indicated, the

14   controller 100 enables a write circuit 125 for copying the sequence number,

15   the test mode value and the PN pattern from the receive shift register 121 into

16   the corresponding fields of the transmit shift register 101.

17   For determining the transit times and frame timing difference between

18   the source and responder nodes, a transmit time memory 111 and a receive

19   time memory 112 are connected to the time-keeping unit 110 and a time

20   difference detector 113 is connected to the outputs of both memories 111 and

21   112. Memories 111 and 112 and the time difference detector 113 are enabled

22   when the test equipment is operating as a source node for conducting a test in

23   mode 1 or 3.

24   When enabled by the controller 100, the transmit time memory 111

25   stores the output of time-keeping unit 110 in response to a frame timing

1   signal from the frame synchronizer 114 to record the time of day at which a

2   test cell is transmitted. Likewise, the receive time memory 112 stores the

3   output of the time-keeping unit in response to a response cell arriving on the

4   shift register 121 as indicated by a signal on line 126. On the other hand, the

5   time difference detector 113 receives time-stamp data contained in the data

6   field of shift register 121. When source and responder nodes operate in the

7   test mode 1 (loopback mode), the output of time difference detector 113

8   represents the inter-node round-trip transit time. If they are operating in test

9   mode 3 (handshaking mode), the time difference detector 113 produces

10   outputs that represent the inter-node go-path transit time, the inter-node

11   return-path transit time and the inter-node frame timing difference. The

12   output signals of time difference detector 113 are supplied to the data

13   processor 124, where they are processed to determine a cell delay variation of

14   the network.

15   The operation of the test equipment will be described below with the

16   aid of Figs. 5A, 5B, 6A, 6B, 7A and 7B, in which elements enabled by the

17   controller 100 during each test mode are indicated with thick lines. For

18   convenience, source and responder nodes are identified as nodes Si and Ri,

19   respectively, where "i" indicates the test mode.

20   Fig. 5A illustrates the test equipment operating as a source node (S1) in

21   test mode 1, and Fig. 5B illustrates the test equipment operating as a

22   responder node (R1) in test mode 1.

23   In Fig. 5A, the controller 100 of the S1 node responds to input test

24   command data for incrementing the sequence counter 103 by one, enabling

25   the PN generator 105 and setting a mode value "1" through bus 104 into the

1   shift register 101. A test cell is formulated in the shift register 101 when

2   header information is supplied from bus 102. The cell header contains a cell

3   type and address information for identifying the local source node and a

4   remote responder node. Controller 100 then enables the gate 107 to respond

5   to a frame timing signal from the frame synchronizer 114 for applying clock

6   pulses to the shift register 101 so that the test cell is shifted along the shift

7   register and forwarded onto the network. Transmit and receive time

8   memories 111 and 112 and the time difference detector 113 are enabled. As a

9   result, the transmit time memory 111 records the transmit time (Ts) of the test

10   cell.

11   In Fig. 5B, the responder (R1) node receives a test cell by the shift

12   register 121. In response, the controller 100 examines the cell header and the

13   test mode field information of the test cell and enables the write circuit 122 to

14   copy the payload data of the test cell from the receive shift register 121 into

15   the payload field of the transmit shift register 101. A response cell is

16   formulated in the shift register 101 when header information is supplied from

17   the controller 100. The header information includes the cell type and source

18   and destination addresses respectively identifying the local responder node

19   and the remote source node. Controller 100 then enables the gate 108 to

20   supply shift clock pulses to the shift register 101 to forward the response cell

21   to the network. Thus, a response cell can be transmitted immediately

22   following the receipt of a test cell. On the other hand, the sequence number

23   in the receive shift register 121 is loaded into the cell loss rate detector 122.

24   Cell loss rate detector 122 of the responder node counts the sequence number

25   of received test cells and compares it against a predetermined value and

1 determines the cell loss rate of the transmission channel measured in the

2 direction from the source node to the responder node. The pseudonoise bit

3 pattern in the receive shift register 121 is loaded into the bit error rate

4 detector 123, where bits in error are counted to determine the bit error rate of

5 the transmission channel measured in the direction from the source node to

6 the responder node.

7   Returning to Fig. 5A, the response cell is received in the shift register

8 121 of the source node (S1) and the cell loss rate and the bit error rate are

9 determined respectively by the CLR detector 122 and BER detector 123. Since

10 the received sequence number and pseudonoise pattern are each copy of

11 those received by the responder node and subjected to a further travel in the

12 opposite direction, the outputs of the CLR and BER detectors respectively

13 represent the total cell loss rate and the total bit error rate of the loopback

14 transmission channel. The arrival of the response cell is signaled by line 126

15 to the receive time memory 112, which in response stores the output of the

16 time-keeping unit 110 to record the receive time (Tr) of the response cell. The

17 recorded transmit time (Ts) of the test cell and the recorded receive time (Tr)

18 of the response cell are respectively supplied from memories 111 and 112 to

19 the time difference detector 113 to produce an output signal indicating the

20 round-trip transit time Tw (which equals Tr − Ts) as shown in Fig. 8A.

21   Fig. 6A illustrates the test equipment operating as a source node (S2) in

22 a test mode 2, and Fig. 6B illustrates the test equipment operating as a

23 responder node (R2).

24   In Fig. 6A, the controller 100 of the S2 node responds to input test

25 command data for incrementing the sequence counter 103 by one, enabling

1   the PN generator 105 and setting a mode value "2" through bus 104 into the

2   shift register 101. A test cell is formulated in the shift register 101 when

3   header information is supplied from bus 102. Controller 100 then enables the

4   gate 107 to respond to a frame timing signal from the frame synchronizer 114

5   for transmitting the test cell to the network.

6   In Fig. 6B, when the transmitted test cell is received in the shift register

7   121 of the responder (R2) node, the controller 100 examines the received

8   header and test mode field information and increments the sequence counter

9   103 by one, enables the PN generator 105 and sets the mode value "2" in the

10   transmit shift register 101. A response cell is formulated in the transmit shift

11   register 101 when header information including the cell type and source and

12   destination addresses is supplied from the controller 100. Controller 100 then

13   enables the gate 107 to start supplying shift clock pulses in response to a

14   frame timing signal that is generated by the frame synchronizer 114 at the

15   start timing of a specified frame to the shift register 101 to forward the

16   response cell to the network. Therefore, the timing relation between test cells

17   and response cells are exchanged at independent frame timing between the

18   source and responder nodes as shown in Fig. 8B. Similar to test mode 1, the

19   sequence number and pseudonoise pattern in the receive shift register 121 are

20   loaded into the cell loss rate detector 122 and bit error rate detector 123 to

21   determine the cell loss rate and the bit error rate of the transmission channel

22   of the direction from the source node to the responder node.

23   Returning to Fig. 6A, when the response cell is received in the shift

24   register 121 at the source node (S2), the cell loss rate and the bit error rate are

25   determined by the CLR and BER detectors 122 and 123, respectively, from the

1   sequence number and PN bit pattern of the received cell. In contrast to test

2   mode 1, the outputs of the CLR and BER detectors during test mode 2

3   represent the respective qualities of the transmission channel measured in the

4   direction from the responder node to the source node, rather than the

5   qualities of the loopback channel.

6   Fig. 7A illustrates the test equipment operating as a source node (S3) in

7   a test mode 3, and Fig. 7B illustrates the test equipment operating as a

8   responder node (R3).

9   In Fig. 7A, the controller 100 of the S3 node responds to input test

10   command data for incrementing the sequence counter 103 by one, enabling

11   the PN generator 105 and setting a mode value "3" through bus 104 into the

12   shift register 101 to formulate a test cell in the shift register 101 with header

13   information. Controller 100 enables the gate 107 to start supplying clock

14   pulses to the shift register 101 in response to a frame timing signal from the

15   frame synchronizer 114. Similar to test mode 1, the transmit and receive time

16   memories 111 and 112 and the time difference detector 113 of the source node

17   S3 are enabled, and the transmit time memory 111 records the transmit time

18   (T1s) of the test cell.

19   In Fig. 7B, when the responder (R3) node receives a test cell in the shift

20   register 121, the controller 100 examines its header and test mode field

21   information and enables the time-stamp generator 106 to produce a time

22   stamp indicating the arrival time (T2r) of the test cell which is signaled by line

23   126. Shift register 101 is supplied with header information, a sequence

24   number and a test mode value "3". When a response cell has been

25   formulated in the transmit shift register 101 except for time stamps to be

1   inserted in its data field, the time stamp generator 106 is activated again in

2   response to a frame timing signal from the synchronizer 114 that is produced

3   immediately following the receipt of a test cell. Accordingly, a time stamp is

4   produced by the time stamp generator 106, indicating the transmit time (T2s)

5   of the response cell. This is achieved by the controller 100 by enabling a gate

6   109 to pass such a frame timing signal to the time stamp generator 106 when

7   the shift register 121 senses that it has received a test cell from the source

8   node. Time stamp values of both receive and transmit times (T2r and T2s)

9   are supplied from the time stamp generator 106 to the transmit shift register

10   101 and inserted in the data field, thus completing a response cell. Controller

11   100 enables the gate 107 to supply shift clock pulses to the shift register 101 to

12   forward the response cell to the network immediately after the time stamp

13   data are set in the data field of the shift register 101.

14   On the other hand, the sequence number in the receive shift register

15   121 is supplied to the CLR detector 122 to determine the cell loss rate of the

16   channel in the direction from the source node to the responder node. Since

17   no pseudonoise pattern is transmitted during test mode 3, the bit error rate of

18   the test cell is not determined.

19   Returning to Fig. 7A, the response cell is received in the shift register

20   121 of the source node (S3) and the cell loss rate of the channel in the

21   direction from the responder node to the source node is determined by the

22   CLR detector 122. The arrival of the response cell is signaled by line 126 to

23   the receive time memory 112, which responds by storing the output of the

24   time-keeping unit 110 to record the receive time (T1r) of the response cell.

25   The recorded cell transmit time (T1s) and cell receive time (T1r) are supplied

1   from memories 111 and 112 to the time difference detector 113 and the time

2   stamp data (T2r and T2s) is loaded from the shift register 121 into the time

3   difference detector 113. As will be understood from Fig. 8C, the time

4   difference detector 113 determines the frame timing difference $\Delta\phi$ and the go-

5   path transit time Td_1 and return-path transit time Td_2 by solving the

6   following equations:

7          $\Delta\phi = T2s - T1s$ (1)

8          $Td_1 = T2r - T1s$ (2)

9          $Td_2 = T1r - T2s$ (3)

10   In addition, the measurements of the go-path and return-path transit

11   times and the frame timing difference can also be made at the responder node

12   if the source node produces a time-stamp copy T2r of the receive time T1r of

13   the response cell and a time-stamp copy T2s of the transmit time T1s of the

14   next test cell and inserts these time-stamp copies in the data field of the next

15   test cell for transmission to the responder node.

16   The use of time stamps is only useful for applications where common

17   standard time is available. Otherwise, the reliability of time stamp data is

18   lost. In such instances, the round-trip transit time Tw obtained during the

19   test mode 1 is halved to produce a value Tw/2. As illustrated in Fig. 9, the

20   frame timing difference $\Delta\phi$ and the go-path transit time Td_1 and the return-

21   path transit time Td_2 are obtained as follows:

22          $\Delta\phi = Tw' - Tw/2 = T1r - T1s - Tw/2$ (4)

23          $Td_1 = \Delta\phi - Td = \Delta\phi - T1r + T1s + Tw$ (5)

24          $Td_2 = Tw' - \Delta\phi = T1r - T1s - \Delta\phi$ (6)

25   The test equipment of the present invention is useful for performing a

1   loopback test (test mode 1) on an ATM switch in order to ascertain the

2   connectivity of paths established in the ATM switch. As shown in Fig. 10, a

3   test trunk circuit 21 is connected to one side of an ATM switch 20 and the test

4   equipment 12 is connected to the other side of the ATM switch 20. Test

5   equipment 12 formulates a test cell with a cell header containing the source

6   and destination addresses respectively identifying the test equipment 12 and

7   the test trunk circuit 21. The test mode field of the cell contains a test mode

8   value "1" and the data field contains a PN bit pattern. Test trunk circuit 21

9   forms a loopback circuit so that it operates as a responder node R1. A test cell

10   from the test equipment 12 establishes a go-path connection 22 within the

11   ATM switch 20 and a response cell from the test trunk circuit 21 establishes a

12   return-path connection 23. Test trunk circuit 21 receives test cells through the

13   go-path connection 22. On receiving a test cell, the test trunk circuit 21

14   formulates a response cell with a new cell header identifying the test trunk

15   circuit as a source address and the test equipment 12 as a destination address.

16   A copy of the payload received on the test cell is inserted to the payload field

17   of the response cell. The response cell is sent through the return-path

18   connection 23 back to the test equipment 12.

19   Test equipment 12 analyzes data contained in the sequence number

20   and PN fields of received response cells with the CLR and BER detectors 122

21   and 123 and ascertain the connectivity of established ATM connections.